Publication: Analysis of the Interactions Between ILP and TLP With Hardware Transactional Memory
Authors
Nicolás-Conesa, Víctor ; Titos-Gil, Rubén ; Fernández-Pascual, Ricardo ; Ros, Alberto ; Acacio, Manuel E.
item.page.secondaryauthor
item.page.director
Publisher
IEEE Computer Society
publication.page.editor
publication.page.department
DOI
https://doi.org/10.1109/PDP55904.2022
item.page.type
info:eu-repo/semantics/lecture
Description
© 2022. The authors. This document is made available under the CC-BY 4.0 license http://creativecommons.org/licenses/by /4.0/
This document is the published version of a published work that appeared in final form in 2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP).
To access the final work, see DOI: https://doi.org/10.1109/PDP55904.2022
Abstract
Hardware Transactional Memory (HTM) allows the use of transactions by programmers, making parallel programming easier and theoretically obtaining the performance of fine-grained locks. However, transactions can abort for a variety of reasons, resulting in the squash of speculatively executed instructions and the consequent loss in both performance and energy efficiency. Among the different sources of abort, conflicting concurrent accesses to the same shared memory locations from different transactions are often the prevalent cause.
In this work, we characterize, for the first time to the best of our knowledge, how the aggressiveness of the cores in terms of exploiting instruction-level parallelism can interact with thread-level speculation support brought by HTM systems. We observe that altering the size of the structures that support out-of-order and speculative execution changes the number of aborts produced in the execution of transactional workloads on a best-effort
HTM implementation. Our results show that a small number of powerful cores is more suitable for high-contention scenarios, whereas under low contention it is preferable to use a larger number of less aggressive cores. In addition, an aggressive core can lead to performance loss in medium-contention scenarios due to an increase in the number of aborts. We conclude that depending on contention, a careful choice over processor aggressiveness can reduce abort ratios.
publication.page.subject
Citation
2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP) Pages:157 - 164
item.page.embargo
Collections
Ir a Estadísticas
Este ítem está sujeto a una licencia Creative Commons. http://creativecommons.org/licenses/by/4.0/