Person:
Singh, Sawan

Profile Picture
Name
Singh, Sawan
publication.page.department
Universidad de Murcia. Departamento de Ingeniería y Tecnología de Computadores
Repository logoRepository logoRepository logo

Filters

20261
1
1
Reset filters

Settings

Search Results

Now showing 1 - 1 of 1
  • Thumbnail Image
    Publication
    Restricted
    Compiler-Assisted Instruction Fusion
    (IEEE, 2026) Reddy, Ravikiran Ravindranath; Singh, Sawan; Perais, Arthur; Ros Bardisa, Alberto; Jimborean, Alexandra; Ingeniería y Tecnología de Computadores
    Hardware instruction fusion combines multiple architectural instructions into a single operation, improving performance by freeing up resources. While fusion typically involves consecutive instructions, there are proposals to fuse nonconsecutive instructions to maximize potential. However, such approaches require complex and costly hardware to predict and either validate fusion or unfuse, which significantly increases the cost of fusion. In this work, we propose a compiler technique, CAIF - Compiler Assisted Instruction Fusion, for fusionaware instruction scheduling. CAIF identifies fusible but nonconsecutive memory operations and reorders eligible pairs of instructions such that they appear consecutively in the instruction stream. Our experiments demonstrate that for neural network workloads, a hardware that only fuses consecutive instructions obtains 1.2% average performance improvements over a no-fusion baseline when applications are compiled with a standard compiler and 19.6% when compiled with CAIF. In addition, when nonconsecutive hardware fusion (Helios) is enabled, CAIF boosts performance from 6.6% to 20.3%. Moreover, CAIF can effectively handle the statically challenging general-purpose application and boost performance on SPEC CPU 2017 from 2.4% to 6.4%, and from 14.4% to 17.7%, respectively, on the hardware configurations mentioned above.
Ir a Estadísticas