Publication:
Fix the code. Don’t tweak the hardware: A newcompiler approach to Voltage-Frequency scaling

dc.contributor.authorJimborean, Alexandra
dc.contributor.authorKoukos, Konstantinos
dc.contributor.authorSpiliopoulos, Vasileios
dc.contributor.authorBlack-Schaffer, David
dc.contributor.authorKasiras, Stefanos
dc.contributor.departmentIngeniería y Tecnología de Computadores
dc.date.accessioned2024-02-01T08:35:30Z
dc.date.available2024-02-01T08:35:30Z
dc.date.created2014
dc.description.abstractTraditional compiler approaches to optimize power effi-ciency aim to adjust voltage and frequency at runtime tomatch the code characteristics to the hardware (e.g., run-ning memory-bound phases at a lower frequency). However,such approaches are constrained by three factors: (i) voltage-frequency transitions are too slow to be applied at instructiongranularity, (ii) larger code regions are seldom unequivocallymemory- or compute-bound, and, (iii) the available voltagescaling range for future technologies is rapidly shrinking.These factors necessitate new approaches to address power-efficiency at the code-generation level. This paper proposesone such approach to automatically generate power-efficientcode using a decoupled access/execute (DAE) model.In DAE a program is split into tasks, where each task con-sists of two sufficiently coarse-grained phases to enable ef-fective Dynamic Voltage Frequency Scaling (DVFS): (i) theaccess-phase for data prefetch (heavily memory-bound), and(ii) theexecute-phase that performs the actual computation(heavily compute-bound). Our contribution is to provide acompiler methodology to automatically generate the access-phases for a task-based programming system. Our approachis capable of handling both affine (through a polyhedral anal-ysis) and non-affine codes (through optimized task skele-tons). Our evaluation shows that the automatically gener-ated versions improve EDP by 25% on average comparedto a coupled execution, without any performance degrada-tion, and surpasses the EDP savings of the correspondinghand-crafted tasks by 5%es
dc.embargo.terms1-ene-2999
dc.formatapplication/pdfes
dc.format.extent11es
dc.identifier.citationIEEE/ACM Transactions on Networking, February 15-19 2014: 262 - 272
dc.identifier.doihttp://dx.doi.org/10.1145/2544137.2544161
dc.identifier.issn1558-2566
dc.identifier.urihttp://hdl.handle.net/10201/138368
dc.languageenges
dc.publisherIEEE/ACMes
dc.relationWe thank Vincent Loechner for his insights on the polyhedral model and his valuable help. This work is supported, in part, by the Swedish Research Council UPMARC Linnaeus Centre and the EU Project: LPGPU FP7-ICT-288653.es
dc.relation.ispartof12th Annual IEEE/ACM International Symposium on Code Generation and Optimization 2014es
dc.relation.publisherversionhttps://dl.acm.org/citation.cfm?id=2544161es
dc.rightsAttribution-NonCommercial-NoDerivatives 4.0 Internacional*
dc.rights.accessRightsinfo:eu-repo/semantics/restrictedAccess
dc.subjectCompiler Optimizationses
dc.subjectPolyhedral Modeles
dc.subjectTask-Based Executiones
dc.subjectExecutiones
dc.subjectPerformancees
dc.subjectEnergyes
dc.subjectDVFSes
dc.titleFix the code. Don’t tweak the hardware: A newcompiler approach to Voltage-Frequency scalinges
dc.typeinfo:eu-repo/semantics/articlees
dspace.entity.typePublicationes
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
2014_CGO_Alexandra_Jimborean (1).pdf
Size:
427.6 KB
Format:
Adobe Portable Document Format
Description:
License bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
2.26 KB
Format:
Item-specific license agreed upon to submission
Description:
Collections